Regviz

Espressif Systems /ESP32-P4 /LP_SYS /INT_ENA

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as INT_ENA

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-P4/LP_SYS/INT_ENA#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (LP_ADDRHOLE_INT_ENA)LP_ADDRHOLE_INT_ENA 0 (IDBUS_ADDRHOLE_INT_ENA)IDBUS_ADDRHOLE_INT_ENA 0 (LP_CORE_AHB_TIMEOUT_INT_ENA)LP_CORE_AHB_TIMEOUT_INT_ENA 0 (LP_CORE_IBUS_TIMEOUT_INT_ENA)LP_CORE_IBUS_TIMEOUT_INT_ENA 0 (LP_CORE_DBUS_TIMEOUT_INT_ENA)LP_CORE_DBUS_TIMEOUT_INT_ENA 0 (ETM_TASK_ULP_INT_ENA)ETM_TASK_ULP_INT_ENA 0 (SLOW_CLK_TICK_INT_ENA)SLOW_CLK_TICK_INT_ENA

Description

masked interrupt register

Fields

LP_ADDRHOLE_INT_ENA

Write 1 to enable lp addrhole int
IDBUS_ADDRHOLE_INT_ENA

Write 1 to enable idbus addrhole int
LP_CORE_AHB_TIMEOUT_INT_ENA

Write 1 to enable lp_core_ahb_timeout int
LP_CORE_IBUS_TIMEOUT_INT_ENA

Write 1 to enable lp_core_ibus_timeout int
LP_CORE_DBUS_TIMEOUT_INT_ENA

Write 1 to enable lp_core_dbus_timeout int
ETM_TASK_ULP_INT_ENA

Write 1 to enable etm task ulp int
SLOW_CLK_TICK_INT_ENA

Write 1 to enable slow_clk_tick int

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data